The S~e-Spaee 
INTRODUCTION
While making routine transfer function measurements on an optimum topology CUk converter [~J, large discrepancies were found between pred~cted and measured values in the line to output function when the energy transfer capacitor was large. The most conspicuous discrepancy was a phase shift which approached 90 degrees beyond the theoretical maximum. In an effort to find This work was sponsored in part by the International Business Machines Corporation, Kingston,
, and by~he Naval Ocean Systems Center, San D~ego, CA, contract N6600l-78-C-035l JAP, under support of the Research and Technology Directorate Naval Electronic Systems Command, Washington, DC. ' an explanation for this behavior, State-Space Averaging [2] was used to extend the models of the four fundam~ntal converters (buck, boost, buck-boost and Cuk) to include the effects of all parasitic resistances, of which one is the esr of the energy transfer capacitor, and another is that previously shown [3] to result from the transistor switch storage-time modulation.
As will be shown in this paper, the phase discrepancy is explained by the presence of a right half-plane zero that depends on (lossy) transistor and diode ON-resistances and on the (lossless) storage-time modulation resistance but, curiously, not on the capacitor esr. More interestingly, further analysis reveals that the storage-time modulation resistance can be negative for switch proportional base drive· thus instead of ineJtea6ing the converter filter'dampi~g resulting from the lossy parasitic resistances, as it does for constant base drive, the negative modulation resistance of proportional base drive dec.JLetL6eh the damping. Indeed, as is demonstrated here, actual converter instability can result . Again, as occurred in the original recognition of storage-time-modulation as the cause of extra damping 13], an attempt to explain a strange specific effect (the excess phase in the line to output transfer function of the CUk c~nverter) has led to recognition of an important general effect, namely, that proportional base drive can cause any converter to be (open-loop!) unstable. This paper, in presenting the results of these studies, shows how the application of StateSpace Averaging can simplify and enlighten an otherwise very difficult analysis problem. The validity of the technique is emphasized through experimental verification of the new and unexpected phenome9on which was predicted for the first time in the Cuk converter as a result of the newly included quantities. This effect, a right halfplane zero in the line to output transfer function, has previously gone unnoticed because the component values and operating conditions were such that the frequency of the new zero was beyond the range of practical interest. However, the trend toward processing higher power levels, use of higher switching frequencies, and the popularity of fieldeffect transistors with their higher on-resistances will cause the new zero to move to frequencies of practical importance.
In addition, the extension of the storagetime modulation is of great importance to the field of power electronics, since it is shown that the converter (open-loop regulator) can become unstable by virtue of an internal positive feedback effect due to storage-time modulation with proportional drive.
The first section following this introduction is a review of the technique of State-Space Average modelling. Then follows a review of the storage-time modulation effect in switching con verters. An extension of the storage-time analysis to include a proportional drive leads to an important modification of the constant drive model. Section 3 presents an example in which the technique of State-Space Average modelling is applied to a buck converter with all parasitic resistances. The modelling procedure is then extended to include the effect of storage-time modulation for the buck converter. The results of the analysis for the boost and buck-boost with all parasitic resistances and storage-time modulation are then presented in Section 4. Next, the Cuk converter analysis is given and the sig nificance of the new right half-plane zero is discussed.
Section 6 then reviews the ac circuit model of the Cuk converter and shows how the earlier model is modified to include the effects of the parasitic quantities. The physical inter pretation of the new term is then discussed.
In the final sections the original experi mental observations are compared to the predic tions of the analytical model to verify the results of the analysis. There is a special section on the effects of proportional base drive. Also, there is a discussion of the significance of the singulari ties in converter transfer functions and a section on the application of converter models to regulator modelling.
Throughout this paper we will be concerned only with converters that operate at constant frequency in the continuous conduction mode. The effects due to transistor saturation voltage and diode drops have been ignored for simplicity, the inclusion of which will not change the qualitative results of the analysis.
REVIEW OF STATE-SPACE AVERAGE MODELLING IN CONTINUOUS CONDUCTION MODE
The method of State-Space Averaging was developed to characterize the transfer properties of switching converter power stages. The tech nique has been demonstrated to be highly effective in describing the small-signal line to output and duty ratio to output transfer properties of con verters operated in both the continuous and discontinuous conduction modes. This method has been very well received by the power electronics industry, in contrast to other approaches which give little or no insight into the design and behavior of the converter. The forte of StateSpace Averaged modelling is that it is not only a powerful tool for the researcher, but it is also easily used and understood by the practising design engineer. As a prelude to the analysis of converters with parasitic resistances and storagetime modulation effects, the fundamentals of State-Space Averaged modelling in the continuous conduction mode will be reviewed in this section.
The method of State-Space Averaged modelling is outlined in the flowchart of Fig. 1 . During each switching period the converter is described by two circuit topologies (continuous conduction mode).
One topology is in place when the tran sistor switch is ON and another is in place when the switch is OFF.
To describe these intervals, the following conventions and notations are common: 
Any transfer function, in particular the line to output and duty ratio to output, and the smallsignal equivalent circuit model can then be derived from the set of differential equations in (6).
Thus, the small-signal low-frequency behavior of the switching converter has been represented by an equivalent linear circuit description through the averaging, perturbation, and linearization process.
The practical application of this concept will be illustrated by example in the subsequent sections of this paper.
Review of Storage-Time Modulation Effect in Switching Converters
The effect due to transistor storage-time modulation in a switching converter was first introduced and modelled in [3] as part of a refined circuit-averaged analysis of the tappedinductor boost converter. The circuit averaging technique was used at that time to model the converter with all parasitic resistances in an attempt to explain the observed Q-factors in the converter's dynamic response. The failure of even the most generous reasonable values of physical loss resistances to explain the measured Q-factors led to the discovery and modelling of the storage-time modulation effect.
Storage time modulation refers to the following cause-and-effect relationship: an applied small-signal ac modulation of the duty ratio at the transistor's base causes a corres ponding modulation of the current carried by the transistor at the instant of turn-off, and a consequent modulation of the storage time. The result is that the actual duty ratio modulation of the switch is different from the modulation at the base. This phenomenon is not restricted to the control function, but affects the line to output function as well. Modulation of the input line voltage produces a modulation of the current in the transistor and thereby results in a modulation of the actual duty ratio, even though duty ratio of the drive applied to the base of the transistor is constant.
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Physical Explanation of Storage-Time Modulation Phenomena
Because the subject of storage-time modula tion is not often discussed in the literature, a brief review of the topic from a physical point of view is appropriate here. The explanation given here emphasizes first-order physical causeand-effect relationships to help one acquire a feel for the origins of the observed phenomena. Figure 2 is a simple first-order illustration of the minority carrier distribution in the base of a saturated bipolar transistor that is operating with fixed forward (turn-on) and reverse (turn-off), base currents. Because the collector current is controlled by the diffusion of carriers across the base from emitter to collector, the collector current is proportional to the gradient (slope) of the carrier distribution.
Constant Base Drive
In other words, to double the collector current is to double the slope. The area under the sloping line is pro portional to the charge stored in the base while the transistor is ON. If the recombination rate is assumed to be the same under all conditions, the amount of charge stored in the base is proportional to the forward base current.
Since here the base current is the same for all collector currents, the stored charge (and hence the area) is constant. Thus a change in collector current causes the sloping line to pivot about its fixed midpoint so that the total area remains constant.
The total area can be divided into two dis tinct regions, as indicated by the shading in the figure. One region represents the charge necessary to form the required gradient (corres ponding to the base current necessary to operate the transistor in the active region at a given collector current). The second region represents
T^g. 2 diagram of charge distributions
In the base of a saturated transistor with 1R1 and lno constant for all collector currents. Total stored charge Is constant.
Storage time Jus less for greater collector currents.
the remaining excess charge due to a base current greater than that required for active operation (saturation). In order to turn the transistor off, the reverse base current must first remove the excess charge (during the storage-time). While the excess charge is being removed the slope does not change, and that is why the collector current does not decrease during the storage-time interval. Next the necessary charge is removed (during the fall-time) and the collector current falls to zero. Thus it is easy to see why with a constant base drive the storage time is less for greater collector currents. Figure 3 is a simple conceptual illustration of a proportional base drive scheme. Once the transistor is triggered ON, the forward base current is proportional to the collector current by virtue of the turns ratio of the drive trans former* The transistor is usually turned off with a constant reverse base current from the control circuit. Figure 4 is the counterpart of Fig. 2 for a proportional drive. The collector current must still be proportional to the gradient, but now the base current is proportional to the collector current so the total stored charge must be pro portional to the collector current. This is a fundamental difference from the constant-drive case where the stored charge is constant. There fore, for proportional drive, if the collector current doubles, the slope must double and hence the neceSSany charge doubles. But because the base current doubles, the total charge doubles and so the excess charge must double as well. Hence it is easy to see that with a proportional base drive (that has constant reverse base current) the storage time incneaSeS with greater collector current -just the opposite of the constant drive case. Since storage-time modulation is a function of collector current, one would expect its effects to be greatest where the current variations are greatest. It will be seen in subsequent sections that this is correct, for the effects are most prominent at resonance frequencies where the small-signal collector current variations are largest.
Proportional Base Drive
Storage-Time Modulation Quantitative Model
A quantitative model of the storage-time modulation effect is derived in [3] , The starting point is an expression for the storage time t as a function of the collector current I to be turned off, and of the base drive conSitions. It is significant that the use of normal propor tional drive causes both a change of Sign and an
Increase
In the magnitude of the storage-time modulation effect compared to the constant drive case. It will be shown in subsequent sections that the ac performance of practical converter circuits can be greatly affected by this difference.
Details of a technique for the measurement of Im are given in the Appendix.
EXAMPLE OF STATE-SPACE AVERAGE MODELLING: BUCK CONVERTER WITH PARASITIC RESISTANCES"
We will now illustrate the application of State-Space Average modelling to the analysis of the buck converter, shown in Fig. 7(a) . The transistor and diode are assumed to be ideal switches, the real ON-resistances being accounted for in R and R respectively; R^ is the dc resistance of the output inductor and R2 repre sents the esr of the output capacitor. 
Although the small-signal equivalent circuit model now could be derived from (34) and (35), we will postpone that procedure to take the analysis one step further to include storage-time modulation. This topic is addressed in the next section. Considerable simplification can be made in these results after distinction is made between first, second, and third order effects. From the original circuit of Fig. 7(a) it is seen that R1, R^ R , and R, are parasitic resistances typically less than 1 ohm. By (54), the collector storagetime effective modulation parameter I has been transformed into a corresponding "modufation resistance" R which is typically also less than 1 ohm (a value I = 540A is measured for a partic ular case in the Appendix). On the other hand, the load resistance R is normally at least two orders of magnitude larger than a parasitic resistance, and so terms of order R^/R etc. can be neglected compared to unity. Both responses contain the damped twopole and "esr" zero characteristic of the filter, whose pole corner frequency oa is essentially unaffected by the parasitic resistances. The Qfactor is given by the "parallel" combination of two damping factors, one of which is that due to the "shunt" load resistance R and the other of which is due to the total effective "series" parasitic resistance consisting of the simplified R^ plus R2, and which also includes a contribution from the effective modulation resistance R . m The contribution from the effective modula tion resistance R is of particular interest: it contributes to the effective filter ac damping resistance, but does not contribute to the effective dc loss resistance. For a constant base drive, I has a positive value and hence me R has a positive value. Consequently, the storage-time modulation effect produces a desir able damping effect without an associated unde sirable loss of efficiency, and so the modulation resistance can be considered a lossless parasitic resistance. On the other hand, if a proportional base drive is used, I
Extension of State-Space Averaged
is negative and thus R is a negative resistance. Moreover, the magni tude of R is now larger than before owing to the amplification effect of the forced beta term as shown by equation (.18). Thus there is now less damping because R effectively subtracts from the real resistiv? damping in the circuit. This shows that a desirable effect is transformed into an undesirable effect solely by changing the type of hase drive.
Furthermore, if R is negative, its magnitude can be large enough to m make 1/Q zero or negative. A negative Q means that the system's poles are in the right half-plane and a response to any distur bance will increase without bound. Infinite Q means the poles are on the imaginary axis -no damping at all. In either case the open-loop system will be unstable and will oscillate accord ing to limits imposed by nonlinearities in the hardware.
Hybrid Modelling
The technique of hybrid modelling was intro duced in {2J and was demonstrated in that paper for a boost power stage. It was shown that a useful circuit realization of the averaged model given by [3] can always be found. This section will outline the modelling procedure and will give the results for the buck converter with all lossy parasitic resistances and storage-time modulation lossless resistance.
The buck converter circuit model in in an oval as a neminden mat it is to be accounted {on only {on small-signal ac analysis, and not {on dc lange-signal analysis.
BOOST AND BUCK-BOOST CONVERTERS WITH PARASITICS AND STORAGE-TIME MODULATION
The modelling and analysis for the boost and buck-boost converters follows the same path as for the buck converter. Only the results will be given here.
The converter and its equivalent circuit are shown in Fig. 9 for the boost and in Fig. 10 for the buck-boost. The same parasitic resistances are included as for the buck, and corresponding approximations are made such that terms of order R^/R etc. are omitted. In evaluation of the narameter. W in (46), the switch collector current i at turn-off is again the inductor current 1 in both the boost and buck-boost converters. 
CUK CONVERTER ANALYSIS
The analysis of the Cuk converter follows the same procedure as for the buck converter example. The circuit is given in Fig. 11 , The parasitic resistances of the transistor, diode, capacitors, and inductors are defined just as are those in the buck converter and require no further explanation. Since the Cuk converter is a polarity-inverting converter, the output has been defined as -v to avoid an explicit negative sign in the resulting gain functions. The frequency at which the new zero occurs is determined by the energy transfer capacitance C^, together with the duty-ratio-weighted transistor and diode lossy ON-resistances plxxS the storagetime modulation lossless resistance. The "old" zero w ^ is the familiar term produced by the output capacitance and its esr. The existence of the esr zero is predictable prior to analysis since, as in the other fundamental converters, the output network which contains these elements is not broken or changed in any way by the switch ing action. It is interesting to note that the resistive terms which are responsible for the new zero result from the non-ideal properties of the switching elements only. Although the energy transfer capacitance is the sole reactive quantity present in the new term, the esr of that capacitor in no way contributes to the zero. This is quite remarkable, for this is the first time we see that the esr of a capacitor does not give rise to a zero in the transfer function. One can view this result as a further confirmation of the uniqueness of the Cuk converter, in that it is not just a reconfigur ation of the cascaded boost-buck connection. If that were the case, the esr of both capacitors would appear as zeros in the transfer function and it is shown here that one of those zeros does not exist. This result confirms the observation in [1] that in the lossless converter, that is, with no parasitic resistances, Q~ is determined solely by the negative "shunt" damping due to the external load resistance R. Consequently, Q~ is negative and the numerator quadratic in (74; contributes a pair of right half-plane zeros to the duty ratio to output transfer function. It was further shown that when the parasitic dc resistance R^ of the input inductor is included in the analysis, this pair of zeros could be moved to the left halfplane. This result is also confirmed by (75), and further shows that, since all parameters have now been accounted for, the esr R2 of the energy transfer capacitor provides a positive damping effect which adds to that due to R .
CUK CONVERTER CIRCUIT MODEL
In Section 3.1 the technique of hybrid model ling was used to obtain a circuit^model for the buck converter. A model for the Cuk converter with all parasitic resistances and storage-time modula tion can be obtained in exactly the same way.
The result is shown in Fig. 12, which is an  extension of the form first given in 15.] Hence, the R^i^ coupling generator has negligible effect at high frequencies, and so the additional parasitics cause no qualitative change in the basic control to output transfer function.
EXPERIMENTAL OBSERVATIONS
As mentioned in the Introduction, this analysis was motivated by the observation of an unexpected and unexplained phase shift in the line to output response of a Cuk converter. Two converter circuits (Fig. 13) , running from a con stant base drive and differing only in the value of the energy transfer capacitance C^, were being studied to establish design criteria for the Cuk converter with regard to proper pole placement and necessary damping of the effective filter. The control to output response, Fig. 16(a) , is more interesting in that there is a spectacular increase in the phase lag which causes it to approach 540 degrees. This can be easily under stood, however, in terms of the conventional circuit model without regard to parasitic resis tances.
The modulation voltage generator contains a quadratic function of frequency that has positive roots, which gives rise to a pair of right halfplane zeros in the control to output transfer function.
The result is an asymptotic phase lag that is 180 degrees greater than that produced by the effective low-pass filter alone. The methods for dealing with such a response for regulator design are discussed in [5] . Fig. 15(b) , which shows the line to output response of the circuit with = 850uF. The larger capacitor has moved the corner frequency of the input section of the equivalent filter to approximately 50Hz, and the frequency of the out put section is moved to about 750Hz. The component values now, however, are such that the effective filter should be quite accurately approximated by two individual sections in cascade. The positions of the corner frequencies as calculated in this manner from the conventional model do match the measured values quite well. Although the infor mation below 50Hz is not accurate owing to instru ment limitations, the overall magnitude and phase data for both line and control functions seems reasonable at first glance.
Now consider
Closer scrutiny, however, reveals that the phase lag in the line to output response is head ing for 450 degrees, which is 90 degrees in excess of the maximum one can expect from the conventional model. The control to output response, (Fig. 16b) on the other hand, can be completely explained from that model.
In preparation for the work presented in [5] , extensive checking of the instrumentation together with the observation of the phenomenon on other breadboards ruled out the obvious suspects for the cause of the excessive phase; that is, defective components, faulty instruments or instrumentation, ground loops, and unintentional coupling of the input and output inductors. Thus, the validity of the measurements was confirmed.
Since an explanation for the observed phase could not be found in measuring, attention was turned to modelling as the motivation for the work reported in this paper. It was reasoned that if the duty factor were being modulated at the same time as the input line voltage, then the measured response might contain some characteristics due to the modulation voltage generator. This could show up as an excess phase shift. From {3] it was known that storage-time modulation affects the duty ratio in this way, but its only observed influence at that time had been to increase damping. Since the fiuk converter had previously been demonstrated to possess several unique properties not found in the other fundamental topologies, it was decided to analyze the converter to find the effects of storage-time modulation.
Since some parasitic resistances had been shown to have a qualitative influence on the modulation generator, all such resistances were also included in the analysis.
It turned out, of course, as seen in (73), that the storage time modulation effect does indeed contribute to this excess phase as repre sented by the right half-plane zero w ~. However, so do the ON-resistances R and R^ of the transis tor and diode; hence, the right half-plane zero would be present even in the absence of the storage-time modulation effect.
Verification of the New Model
Quantities taken from the original converter described in the previous section were substituted into the relationships derived from the analysis. All quantities were measured except for the tran sistor and diode ON-resistances which were guessed to be 20 milliohms each, the conjecture being based on the slope of the familiar IV curve of a forwardbiased diode at the dc operating point. With use of the same nomenclature as in Fig. 11 , these values are: Unfortunately, because some of these frequencies are not widely separated it is difficult to draw an accurate composite response curve from the straight-line asymptotes of a Bode plot. One can readily see by inspection, however, that these numbers are consistent with the experimental data of Figs. lS(b) and l6(b). A much more convincing comparison can be made with computer-generated plots obtained by numerical solution of the theoretical transfer functions. This is shown in Fig. 17 , in which the experimental measurements (thin lines) are compared to the theoretical predictions (thick lines) for the four cases mentioned above.
The experimental results and theoretical predictions are very close despite the use of conjectured values for the ON-resistances of the transistor and diode. The frequency of the new right half-plane zero is especially sensitive to those values in this particular case since the modulation resistance R is of the same order of magnitude as the ON-res~stances, and Rand R are probably not equal as was assumed tere. 1t
can be readily seen from the equations that if the same total ON-resistance were divided unequally between the two, the Q-factors would be changed. It is not surprising, then, that the experimental and theoretical curves do not exactly match near the break frequencies. Nevertheless, the comparison is more than sufficient to establish the validity of the model. Eig. 
CONSEQUENCES OF THE NEW FINDINGS
The discovery of the new zero in the line to output function of the Cuk converter invites one to take a closer look at previously known singularities in other converter transfer functions.
Zeros:
These terms can be classified according to four different types.
The first type of zero is a first-order effect found only in the control to output transfer functions. This is the right half-plane zero that appears in the boost and buck-boost converters. This zero arises because the LC filters of these two converters are broken by a switch such that the effective filters are functions of the duty factor. In the untransformed ac small-signal circuit models of these converters this is shown by a controlled current source to ground between the L and the C of the effective filter. Moving this current source to the input to put the circuit into standard form produces the frequency-dependent voltage source e(s)d which contains a right half-plane zero. One way to look at this right half-plane zero is as follows. To increase the magnitude of the output voltage in these converters the duty ratio in creases, but an increase in duty ratio actually means that the inductance spends less time connected to the capacitor. Thus, the increase in duty ratio could be construed as a tendency to oppose the in crease in output voltage, and hence the phase lag characteristic of a right half-plane zero.
The second type is the esr zero. This is a second-order effect due simply to the impedance characteristics of a fixed load.
It appears in both the line to output and control to output functions because it is part of a fixed topology network and the effective component values are not functions of the operating point of the converter.
The third type of zero is also a second-order effect, represented by the pair of^zeros in the control to output response of the Cuk converter, and also in conventional converters with an input filter. This type arises because there are two LC filter sections separated by switches. This results in a controlled current source to ground between two effective filters in the ac circuit model, as can be seen in Fig. 12 for the 6\ik converter example. The resonance of this current source with the input filter section produces the pair of zeros in the control to output function. Because this is a resonance phenomenon, the zeros can be either right half-plane or left half-plane depending on the component values of the effective input filter.
The fourth type is a new class represented by the new zero of the Cuk converter. This secondorder effect is the result of a coupling between input and output via parasitic quantities. Although the net effect is to increase the output magnitude, there is a degree of opposition to this increase in the sense that the energy transfer is delayed by virtue of the series parasitics. This delaying tendency puts the zero in the right halfplane. The internal positive feedback due to a proportional drive, however, tends to reverse this opposition. This observation suggests that a similar term should be found in other converters where both the input and output currents flow in the same direction through the transistor.
On the practical side, the major consequence of the new term is that the Cuk converter*s line rejection properties will be degraded at frequencies beyond the new zero. The frequency at which the degradation begins will be lowered if field-effect transistors with high ON-resistances are used as switches.
Poles:
The newly discovered effects of proportional base drive, however, could have more serious prac tical consequences. It was shown in Section 3.1, for instance, that the use of a proportional base drive could move the system's poles out of the left half-plane. For most practical converters the real dc parasitic resistance is much greater than the ac storage-time modulation term, and thus the storagetime effect is negligible. However, for certain special high-performance converters the negative resistance term could become a serious problem. This could happen in the case of a super-efficient low-loss converter using proportional drive with a very low forced beta. Low forced betas are required when the design must be hardened against failures due to neutron radiation, a problem encountered chiefly in the design of military hardware.
One possible remedy is to make the reverse base current as well as the forward base current be proportional to the collector current that is turned off. Then, as is shown in Section 2.3, there is no storage time modulation and the problem disappears. An alternative solution is to employ a circuit technique such as a Baker clamp to keep the tran sistor from saturating. This, however, comes at the price of greater power loss.
SWITCHING REGULATOR MODELLING
This section demonstrates how the restated equivalent circuit model for switching converters when all parasitics and storage-time modulation effect is included, can easily be incorporated into the complete switching mode regulator. Refer now to a switching mode regulator as shown in Fig.  20 ; the power stage can apply to any switching converter.
We have already obtained the equivalent circuit model for the switching-mode converter with para sitics and storage-time modulation; here we obtain a model for the modulator I2J.
An expression for the modulator which converts an analog control signal to switch duty ratio D can be written as where is the range of the control signal required to sweep the duty ratio over its full range from 0 to 1.
To include the ac variation effects on the in which f (s) represents a generalized frequency response.~hus, the small-signal transfer function (that is, control voltage to duty ratio) for any modulator can be represented in general using two parameters V and f ($), whatever the modulation scheme of imWlement~tion may be. Figure 21 shows the general small-signal ac equivalent circuit for the switching mode regulator. The connection from the output to the error amplifier, via the reference summing node and via the modulator, represents the basic voltage feedback necessary to establish any converter as a voltage regulator. The dashed connection indicates the multistate feedback sensing for improved regulator performance such as faster transient response, or high line rejection, that are in use [6] , [7] . 
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When more than one parameter is sensed/fedback to improve the performance of the regulator the d is made a function of all the parameters sensed/ fedback as below: (98) The current generator shown in Fig. 21 interacts with the input filter or with the internal impedance of the input source. A design procedure for designing the input filter in case of "such a requirement (depending upon the converter topology) has been dealt with in [8] . Figure 21 shows the linear circuit model of the complete switching mode regulator, and one can now use linear feedback control theory for analysis and design of this type of regulator using either the classical approach. or the modern control approach. In the classical approach, one can use compensation techniques to stabilize the system and design to get required transient response using multis·tate feedback, sensing the inductor current or capacitor voltage. In the modern control approach, different states/parameters are fed back with appropriate gains to achieve better stability, faster transient response and high line rejection.
CONCLUSIONS
The State-Space Averaging approach to modelling switching converter power stages has been used to extend the analytical descriptions of the buck, boost, buck~boost, and CUk converters to include the effects of all lossy parasitic resistances and transistor storage-time modulation lossless resistance. In support of the analysis the storage time model has heen extended to include proportional base drives.
The analysis has revealed that parasitic resistances and storage-time modulation can introduce additional s-terms into the converter transfer functions. Prior to this study, it was assumed that the effects of parasitic resistances and storage-time modulation could influence only the conversion efficiency and the Q-factors in the small-signal response. This assumption has been proven false by the discovery of a new right halfplane zero in the line to output transfer function of the CUk converter. This new zero is produced by the energy transfer capacitance in combination with the duty-ratio-weighted sum of the ON-resistances of the transistor and diode plus a non-dissipative ac resistance term due to storage-time modulation. It is of special interest that this zero is not a function of the esr of the energy transfer capacitor. This is the first time the esr of a capacitor has not given rise to a zero in the transfer function. This result can be viewed as a further confirmation of the uniqueness of the Cuk converter, in that it is not just a reconfiguration of the cascaded boost-buck connection in which the esr's of both capacitors appear as zeros in the transfer functions.
Once again State-Space Averaged modelling has brought to light a new and interesting aspect of the Cuk converter. The universal nature of StateSpace Averaging enables one easily to incorporate extensions which make an otherwise difficult analy sis simple and straightforward.
The validity of the analytical technique has been emphasized through experimental verification of the predicted converter performance under sev eral different operating conditions. The major practical consequence of the new term is that the line rejection (audio susceptibil ity) properties of the Cuk converter are degraded at frequencies above the new zero.
The extension of the storage time model shows that the same non-dissipative ac resistance term used to model the storage-time modulation effect for constant base drive becomes a negative quantity for proportional drives. Thus, the desirable effect of storage-time modulation with constant drive (lower Q-factors without accompanying loss of efficiency) becomes an undesirable effect (higher Q-factors) with proportional drives. Moreover, if this negative resistance term is of sufficient magnitude it can completely overpower the damping effects of the real parasitic losses, move the system poles into the right half-plane, and pro duce instability in the converter. The instability is due to the positive feedback associated with the proportional drive's increasing the storage time with increasing collector current. This has the effect of increasing the actual duty factor with increasing collector current. These facts have been experimentally verified.
It is important to note that these undesirable effects of the negative resistance term are not unique to the Cuk converter but are present in other converters as well. This paper has shown that although parasitic resistances and storage-time modulation produce second order effects, those effects are not always negligible. The ability to make accurate quanti tative predictions of these effects is hampered and complicated by the fact that the parasitic quantities are quite small and difficult to measure accurately. These effects must be recognized and understood in spite of those difficulties, however, because situations can arise where these effects become non-negligible and thereby seriously degrade converter performance. is drawn as shown in Fig. 22 , from which the measured slope gives I = 540 Amps. This I is valid only for this op~rating point and hasmto be re-measured for different setups in which either the transistor or the operating point has been changed.
In addition to I , the transistor parameters T and a can be deducWd from the above results. 
